saji/yosys4gal
1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2024-12-22 02:32:25 +00:00
Code Issues Packages Projects Releases Wiki Activity
yosys4gal/testcases
History
annoyatron255 7747be721a
Add testcases README
2024-05-06 01:59:34 -05:00
..
adder_downto_upto.v Add OLMCs 2024-04-04 01:33:47 -05:00
and_gate.pcf added and_gate_reg 2024-05-04 16:33:07 -05:00
and_gate.v Add OLMCs 2024-04-04 01:33:47 -05:00
and_gate_reg.pcf added and_gate_reg 2024-05-04 16:33:07 -05:00
and_gate_reg.v fix pin ordering in SOP stuff 2024-05-04 16:55:22 -05:00
big_xor.pcf Complete prove_equiv script and add flashing script 2024-05-04 20:55:57 -05:00
big_xor.v Add OLMCs 2024-04-04 01:33:47 -05:00
complex_single_sop.pcf add pcf 2024-05-04 17:47:39 -05:00
complex_single_sop.v wip: fitter debug for self-feedback 2024-05-04 18:16:30 -05:00
inout_tristate.pcf Add shrink SOP and PCF files 2024-05-05 02:29:15 -05:00
inout_tristate.v Add tristates 2024-04-04 20:39:30 -05:00
mc14500b.pcf Add shrink SOP and PCF files 2024-05-05 02:29:15 -05:00
mc14500b.v Cleanup 2024-04-04 12:02:51 -05:00
nand_gate.v Add OLMCs 2024-04-04 01:33:47 -05:00
olmc_test.pcf Add initial GAL22V10 model 2024-05-05 20:02:46 -05:00
olmc_test.v Cleanup 2024-04-04 12:02:51 -05:00
README.md Add testcases README 2024-05-06 01:59:34 -05:00
reg_tristate.v Add tristates 2024-04-04 20:39:30 -05:00
test.v Add OLMCs 2024-04-04 01:33:47 -05:00
tiny_xor.pcf Add tiny_xor testcase and convince ABC to work right 2024-05-05 03:20:30 -05:00
tiny_xor.v Add tiny_xor testcase and convince ABC to work right 2024-05-05 03:20:30 -05:00
tristate.pcf Add shrink SOP and PCF files 2024-05-05 02:29:15 -05:00
tristate.v Ensure OLMC/SOP invariant with tristate 2024-05-05 00:20:18 -05:00
up_counter.pcf Ensure OLMC/SOP invariant with tristate 2024-05-05 00:20:18 -05:00
up_counter_downto.v wip: fitter debug for self-feedback 2024-05-04 18:16:30 -05:00
up_counter_upto.v Add OLMCs 2024-04-04 01:33:47 -05:00

README.md

Testcases

Testcases used for testing the tool's functionality. Verilog files and associated PCF constraint files are provided. Not all testcases will work on both GAL chips due to either resource limitations or requiring differing PCF constraints.