Commit graph

9 commits

Author SHA1 Message Date
saji f3789b6432 sokol works, working on nix tooling
Some checks failed
Verilator Unit Tests / Test (push) Failing after 5m10s
2024-05-26 08:48:38 -05:00
saji 4b570ad5a5 Update sim/src/main.cpp
All checks were successful
Verilator Unit Tests / Test (push) Successful in 5m16s
2024-05-25 17:33:36 +00:00
saji 8354677908 fix ci
Some checks failed
Verilator Unit Tests / Test (push) Failing after 5m23s
2024-05-25 12:16:18 -05:00
saji 37b813a015 cleanup, use checks instead of requires
Some checks failed
Verilator Unit Tests / Test (push) Failing after 5m18s
2024-05-23 11:58:44 -05:00
saji 7cd0e1c53c fix bram behavior, adjust row offset
Some checks failed
Verilator Unit Tests / Test (push) Failing after 8m15s
2024-05-23 00:34:26 -05:00
saji d465fccaed wip: refactor and fix rightmost pixel bug
hack but now row1 doesn't work.
2024-05-22 22:26:33 -05:00
saji 2a7908eae9 wip: line scan test
also factored out some code.
2024-05-22 15:59:38 -05:00
saji da9c0c05a7 wip: text fixture refactor 2024-05-21 18:08:29 -05:00
saji d4df01f5c6 add basic verilator sim 2024-05-19 00:15:53 -05:00