saji/yosys4gal
1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2024-12-22 10:42:24 +00:00
Code Issues Packages Projects Releases Wiki Activity
yosys4gal/models
History
annoyatron255 5ac484b1a8
Add initial Verilog model for the GAL16V8
2024-05-03 21:44:22 -05:00
..
GAL16V8_reg.hex Add initial Verilog model for the GAL16V8 2024-05-03 21:44:22 -05:00
GAL16V8_reg.v Add initial Verilog model for the GAL16V8 2024-05-03 21:44:22 -05:00
GAL16V8_reg_tb.v Add initial Verilog model for the GAL16V8 2024-05-03 21:44:22 -05:00
original.v Add initial Verilog model for the GAL16V8 2024-05-03 21:44:22 -05:00
prove_equiv.tcl Add initial Verilog model for the GAL16V8 2024-05-03 21:44:22 -05:00
wrapper.v Add initial Verilog model for the GAL16V8 2024-05-03 21:44:22 -05:00