saji/yosys4gal
1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2024-12-22 10:42:24 +00:00
Code Issues Packages Projects Releases Wiki Activity
Verilog Flow for the GAL16V8 and GAL22V10
21 commits 1 branch 0 tags 154 KiB
Rust 58.6%
Verilog 30.2%
Tcl 10.2%
Shell 1%
Find a file
saji 2d6f0123cd added and_gate_reg
2024-05-04 16:33:07 -05:00
compiler fix comb bug in registered 2024-05-04 16:30:08 -05:00
extractions Add tristates 2024-04-04 20:39:30 -05:00
models Add initial Verilog model for the GAL16V8 2024-05-03 21:44:22 -05:00
techmaps Add tristates 2024-04-04 20:39:30 -05:00
testcases added and_gate_reg 2024-05-04 16:33:07 -05:00
abc.script Add OLMCs 2024-04-04 01:33:47 -05:00
cells_sim.v Add tristates 2024-04-04 20:39:30 -05:00
synth_gal.tcl Remove extra shell command 2024-04-06 00:33:41 -05:00