mirror of
https://github.com/annoyatron255/yosys4gal.git
synced 2024-12-22 18:52:23 +00:00
12 lines
126 B
Verilog
12 lines
126 B
Verilog
module test (
|
|
input clk,
|
|
|
|
output reg [7:0] counter
|
|
);
|
|
|
|
always @ (posedge clk) begin
|
|
counter <= counter + 1;
|
|
end
|
|
|
|
endmodule
|