saji/yosys4gal
1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2024-12-22 10:42:24 +00:00
Code Issues Packages Projects Releases Wiki Activity
Verilog Flow for the GAL16V8 and GAL22V10
29 commits 1 branch 0 tags 154 KiB
Rust 58.6%
Verilog 30.2%
Tcl 10.2%
Shell 1%
Find a file
saji abdaf710e6 add chip argument, untested 22v10
2024-05-04 21:41:58 -05:00
compiler add chip argument, untested 22v10 2024-05-04 21:41:58 -05:00
extractions Add tristates 2024-04-04 20:39:30 -05:00
models Add tristate to equiv script 2024-05-04 21:23:50 -05:00
techmaps Add tristates 2024-04-04 20:39:30 -05:00
testcases Complete prove_equiv script and add flashing script 2024-05-04 20:55:57 -05:00
.gitignore Add gitignore and remove extra files 2024-05-04 20:59:57 -05:00
abc.script Add OLMCs 2024-04-04 01:33:47 -05:00
cells_sim.v Add tristates 2024-04-04 20:39:30 -05:00
flash_minipro.sh Complete prove_equiv script and add flashing script 2024-05-04 20:55:57 -05:00
synth_gal.tcl Remove extra shell command 2024-04-06 00:33:41 -05:00