saji/yosys4gal
1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2024-12-22 02:32:25 +00:00
Code Issues Packages Projects Releases Wiki Activity

Add gitignore and remove extra files

Browse source
This commit is contained in:
annoyatron255 2024-05-04 20:59:57 -05:00
parent 45b86e75bb
commit bc8fccaa17
No known key found for this signature in database
GPG key ID: 95283811BE4E93F8
3 changed files with 5 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
.gitignore vendored Normal file
View file

@ -0,0 +1 @@
/output

4
models/.gitignore vendored Normal file
View file

@ -0,0 +1,4 @@
a.out
dump.vcd
GAL16V8_reg.bin
GAL16V8_reg.hex

15
models/original.v
View file

@ -1,15 +0,0 @@
module original (
input wire clk,
input wire [5:0] in,
output reg [4:0] out
);
always @(posedge clk) begin
out[0] <= in[0] && in[1];
out[1] <= in[2] || in[3];
out[2] <= in[4] && !in[5] || !in[4] && in[5];
out[3] <= in[0] && in[1] && in[2] && in[3] && in[4] && in[5];
out[4] <= !(in[0] || in[1] || in[2] || in[3] || in[4] || in[5]);
end
endmodule