saji/yosys4gal
1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2024-12-22 10:42:24 +00:00
Code Issues Packages Projects Releases Wiki Activity
yosys4gal/extractions
History
annoyatron255 8c1fd24ad6
Add extraction README/update techmap README
2024-05-06 01:42:29 -05:00
..
ndff.v Add OLMC on internal combinational nodes 2024-04-04 13:54:11 -05:00
README.md Add extraction README/update techmap README 2024-05-06 01:42:29 -05:00
tristate.v Add tristates 2024-04-04 20:39:30 -05:00

README.md

Extractions

All the yosys extraction pass Verilog file used for mapping to the GAL structure. See the synth_gal.tcl file for details on how they're used. A summary is below (in the order they're used):

  • ndff.v merges NOT gates and DFFs into a single cell. Used to set the active high/low state of the GAL_OLMCs later
  • tristate.v merges tristate cells and NOT gates or tristate cells and DFFs. Used to combine tristate functionality into the GAL_OLMCs later