1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2025-01-06 17:28:24 +00:00
yosys4gal/testcases/tristate.v
2024-05-05 00:20:18 -05:00

10 lines
110 B
Verilog

module tristate (
input a, b, c, d,
output x, y
);
assign x = !d;
assign y = c ? a && b : 1'bz;
endmodule