saji/yosys4gal
1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2024-12-22 10:42:24 +00:00
Code Issues Packages Projects Releases Wiki Activity

Add tristate to equiv script

Browse source
This commit is contained in:
annoyatron255 2024-05-04 21:23:50 -05:00
parent bc8fccaa17
commit 1989470bc4
No known key found for this signature in database
GPG key ID: 95283811BE4E93F8
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
models/prove_equiv.tcl
View file

@ -19,6 +19,7 @@ exec xxd -ps -c 1 GAL16V8_reg.bin GAL16V8_reg.hex
read_verilog $verilog_files read_verilog $verilog_files
hierarchy -auto-top hierarchy -auto-top
flatten flatten
tribuf
synth synth
splitnets -ports splitnets -ports
yosys rename -top __original yosys rename -top __original
@ -46,6 +47,7 @@ design -stash __original
# Read and synthesize GAL model # Read and synthesize GAL model
read_verilog wrapper.v GAL16V8_reg.v read_verilog wrapper.v GAL16V8_reg.v
flatten flatten
tribuf
synth synth
splitnets -ports splitnets -ports
select -module __wrapper select -module __wrapper
@ -70,5 +72,6 @@ select -clear
design -copy-from __original -as __original A:top design -copy-from __original -as __original A:top
equiv_make __original __wrapper equiv equiv_make __original __wrapper equiv
tribuf -formal equiv
equiv_induct equiv equiv_induct equiv
equiv_status -assert equiv equiv_status -assert equiv