yosys4gal/testcases/inout_tristate.v

11 lines
137 B
Coq
Raw Normal View History

2024-04-05 01:39:30 +00:00
module inout_tristate (
input a, b, c,
inout y,
output z
);
assign y = c && b ? a && b : 1'bz;
assign z = c ? a || b : y;
endmodule