mirror of
https://github.com/annoyatron255/yosys4gal.git
synced 2024-12-22 10:42:24 +00:00
10 lines
113 B
Verilog
10 lines
113 B
Verilog
module adder_downto_upto (A, B, C);
|
|
|
|
input [2:0] A;
|
|
input [0:2] B;
|
|
output [3:0] C;
|
|
|
|
assign C = A + B;
|
|
|
|
endmodule
|