1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2025-01-06 17:28:24 +00:00
yosys4gal/testcases/nand_gate.v
annoyatron255 f20410a723
Add OLMCs
2024-04-04 01:33:47 -05:00

9 lines
85 B
Verilog

module nand_gate (A, B, Y);
input A, B;
output Y;
assign Y = !(A && B);
endmodule