mirror of
https://github.com/annoyatron255/yosys4gal.git
synced 2024-12-22 18:52:23 +00:00
12 lines
131 B
Verilog
12 lines
131 B
Verilog
module and_gate (clk, A, B, Y);
|
|
|
|
input A, B;
|
|
input clk;
|
|
output reg Y;
|
|
|
|
always @(posedge clk) begin
|
|
Y <= A && B;
|
|
end
|
|
|
|
endmodule
|