This website requires JavaScript.
Explore
Help
Sign In
saji
/
yosys4gal
Watch
1
Star
0
Fork
You've already forked yosys4gal
0
mirror of
https://github.com/annoyatron255/yosys4gal.git
synced
2024-12-22 10:42:24 +00:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Verilog Flow for the GAL16V8 and GAL22V10
2
commits
1
branch
0
tags
154
KiB
Rust
58.6%
Verilog
30.2%
Tcl
10.2%
Shell
1%
bdf468eef5
Find a file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Cite this repository
BibTeX
Cancel
annoyatron255
bdf468eef5
make TCL
2024-03-18 02:12:59 -05:00
extractions
make TCL
2024-03-18 02:12:59 -05:00
techmaps
make TCL
2024-03-18 02:12:59 -05:00
synth_gal.tcl
make TCL
2024-03-18 02:12:59 -05:00
test.v
make TCL
2024-03-18 02:12:59 -05:00