mirror of
https://github.com/annoyatron255/yosys4gal.git
synced 2024-12-22 18:52:23 +00:00
9 lines
76 B
Verilog
9 lines
76 B
Verilog
module big_xor (A, Y);
|
|
|
|
input [7:0] A;
|
|
output Y;
|
|
|
|
assign Y = ^A;
|
|
|
|
endmodule
|