Verilog Flow for the GAL16V8 and GAL22V10
Find a file
2024-05-04 18:16:30 -05:00
compiler wip: fitter debug for self-feedback 2024-05-04 18:16:30 -05:00
extractions Add tristates 2024-04-04 20:39:30 -05:00
models Add initial Verilog model for the GAL16V8 2024-05-03 21:44:22 -05:00
techmaps Add tristates 2024-04-04 20:39:30 -05:00
testcases wip: fitter debug for self-feedback 2024-05-04 18:16:30 -05:00
abc.script Add OLMCs 2024-04-04 01:33:47 -05:00
cells_sim.v Add tristates 2024-04-04 20:39:30 -05:00
synth_gal.tcl Remove extra shell command 2024-04-06 00:33:41 -05:00