mirror of
https://github.com/annoyatron255/yosys4gal.git
synced 2024-12-22 18:52:23 +00:00
10 lines
110 B
Verilog
10 lines
110 B
Verilog
module tristate (
|
|
input a, b, c, d,
|
|
output x, y
|
|
);
|
|
|
|
assign x = !d;
|
|
assign y = c ? a && b : 1'bz;
|
|
|
|
endmodule
|