1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2025-01-06 09:18:23 +00:00
yosys4gal/testcases/tristate.v
annoyatron255 f20410a723
Add OLMCs
2024-04-04 01:33:47 -05:00

9 lines
89 B
Verilog

module tristate (
input a, b, c,
output y
);
assign y = c ? a && b : 1'bz;
endmodule