saji/yosys4gal
1
0
Fork 0
mirror of https://github.com/annoyatron255/yosys4gal.git synced 2024-12-22 10:42:24 +00:00
Code Issues Packages Projects Releases Wiki Activity

Mention restrictions on running mapper

Browse source
This commit is contained in:
annoyatron255 2024-05-06 01:16:29 -05:00
parent 5cf7af7596
commit 2ddce771fb
No known key found for this signature in database
GPG key ID: 95283811BE4E93F8
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
README.md
View file

@ -21,7 +21,8 @@ first build the Rust compiler `ver2gal` (see the `compiler/` directory) and run:
./ver2gal synth <JSON NETLIST> <PCF_CONSTRAINTS> --chip <CHIP> ./ver2gal synth <JSON NETLIST> <PCF_CONSTRAINTS> --chip <CHIP>
``` ```
Where `<CHIP>` is either `gal16v8` or `gal22v10`. The generate JEDEC file will Where `<CHIP>` is either `gal16v8` or `gal22v10`. The generate JEDEC file will
be generated in the current directory as `output.jed`. be generated in the current directory as `output.jed`. Note this program _must_
be run in the same directory as the `shrink_sop.tcl` script
This JEDEC file can be optionally be verified programmatically using the This JEDEC file can be optionally be verified programmatically using the
scripts and Verilog models found the `models/` directory. scripts and Verilog models found the `models/` directory.