yosys4gal/testcases/reg_tristate.v

15 lines
151 B
Coq
Raw Normal View History

2024-04-05 01:39:30 +00:00
module reg_tristate (
input clk,
input a, b, c,
output y
);
reg x;
assign y = c && b ? x : 1'bz;
always @ (posedge clk)
x <= a && b;
endmodule