yosys4gal/testcases/and_gate.v

9 lines
81 B
Coq
Raw Normal View History

2024-04-04 06:33:47 +00:00
module and_gate (A, B, Y);
input A, B;
output Y;
assign Y = A && B;
endmodule