yosys4gal/testcases/tristate.v

9 lines
89 B
Coq
Raw Normal View History

2024-04-04 06:33:47 +00:00
module tristate (
input a, b, c,
output y
);
assign y = c ? a && b : 1'bz;
endmodule