yosys4gal/testcases/up_counter_downto.v

12 lines
126 B
Coq
Raw Normal View History

2024-04-04 06:33:47 +00:00
module test (
input clk,
output reg [7:0] counter
);
always @ (posedge clk) begin
counter <= counter + 1;
end
endmodule