.PHONY all clean test
VERILOG_SOURCES := $(join $(wildcard verilog/*.v), $(wildcard verilog/*.sv))
TESTBENCH_SOURCES := $(wildcard verilog/tb/*.sv)
ICARUS_ARGS := "-g2012"
%.vcd: %.vvp
vvp $^
%.vvp: %.sv